Journal of the Arkansas Academy of Science
Volume 57

Article 33

2003

Testing and Modeling Electrical Characteristics of Novel Silicon
Carbide (SiC) Static Induction Transistors (SITs)
Avinash S. Kashyap
University of Arkansas, Fayetteville

Sharmila D. Mangan Lal
University of Arkansas, Fayetteville

Ty R. McNutt
University of Arkansas, Fayetteville

Alexander B. Lostetter
University of Arkansas, Fayetteville

H. Alan Mantooth
University of Arkansas, Fayetteville

Follow this and additional works at: https://scholarworks.uark.edu/jaas
Part of the VLSI and Circuits, Embedded and Hardware Systems Commons

Recommended Citation
Kashyap, Avinash S.; Mangan Lal, Sharmila D.; McNutt, Ty R.; Lostetter, Alexander B.; and Mantooth, H.
Alan (2003) "Testing and Modeling Electrical Characteristics of Novel Silicon Carbide (SiC) Static
Induction Transistors (SITs)," Journal of the Arkansas Academy of Science: Vol. 57 , Article 33.
Available at: https://scholarworks.uark.edu/jaas/vol57/iss1/33

This article is available for use under the Creative Commons license: Attribution-NoDerivatives 4.0 International (CC
BY-ND 4.0). Users are able to read, download, copy, print, distribute, search, link to the full texts of these articles, or
use them for any other lawful purpose, without asking prior permission from the publisher or the author.
This General Note is brought to you for free and open access by ScholarWorks@UARK. It has been accepted for
inclusion in Journal of the Arkansas Academy of Science by an authorized editor of ScholarWorks@UARK. For
more information, please contact scholar@uark.edu.

Journal of the Arkansas Academy of Science, Vol. 57 [2003], Art. 33

Testing and Modeling Electrical Characteristics of Novel Silicon
Carbide (SiC) Static Induction Transistors (SITs)
Avinash S. Kashyap, Sharmila D. Magan Lai,
Ty R. McNutt, Alexander B.Lostetter and H. Alan Mantooth*
Silicon Carbide Research Group
Department of Electrical Engineering
University of Arkansas
3217 Bell Engineering Center
Fayetteville, AR 72701
¦"Corresponding Author
gate resistance (rg) is used for minimum high frequency
signal loss. SITs have high input impedance and are voltage
controlled devices, and therefore only a low drive power is
required at the gate. SiC has very high voltage breakdown
(2MV/cm), thermal conductivity (4.8W/cm-K), and
saturation velocity (2xlO 7 cm/s) compared to Si devices,
Thus, SiC SITs are highly suited for high power applications
(Lostetter, 2003).

Introduction
The static induction transistor (SIT) was invented by
Professor Junichi Nishizawa of Tohoku University in 1950.
One of the main advantages of the SIT device is its high
speed switching characteristics. Since no carriers are
injected from the gate, switching can be performed at an
extremely high speed (without storage effects) and a small
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Fig. 1. The SIT operating in a unipolar forward conduction mode.
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Fig. 2. The SIT fully pinched-off.

SITs can be defined as a type of v-channel field effect
transistor (FET) in which the distance between the source
and depletion layer of the drain is so reduced that the
negative feedback of the channel resistance will not affect
the direct current characteristics. SITs require a negative
voltage signal in order to turn off since they are normally-on
devices. SiC SITs have potentially important applications
mainly in the power and aerospace industry due to their
high-temperature and high-current handling capabilities
(Neudeck et al, 2002).
Operation of SITs.-The SIT can operate as a unipolar
or bipolar device. Figure 1 shows the unipolar mode of the
SIT. In this mode, the SIT acts as a majority carrier
(electrons) device. The electrons are the only means of
current flow. Consider an n-channel device in which the
drain and source are shorted. There is a depletion region in
the gate-source interface and when a voltage is applied

drain and source, the majority carriers are
transported from source to drain. The depletion region
continues to increase in size as the negative voltage is
applied. The channel width is consequently reduced, and
the channel length is increased. This causes the onresistance to increase as the flow of electrons is restricted.
When the reverse voltage is very large, the depletion region
grows large enough to meet, thereby "pinching off" the flow
of current as shown in Fig. 2.
Inthe bipolar mode of operation, the gate-source region
is forward biased, which has the effect of turning on the p-n
junction (a diode) into conduction mode between the p+
and n- region. As a result, holes are injected into the body
of the device and the channel, reducing the on resistance.
Both electrons and holes conduct, resulting in a bipolar
mode as seen in Fig. 3. Generally, the unipolar mode is
used for high frequency applications whereas the bipolar
across
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I

Fig. 3. The SIT operating in bipolar mode.

state) and the activation area. When the drain and source
junctions are inversely biased (due to negative gate voltage),
the SIT device is off. The SIT is activated when the source
junction is forward biased and the drain junction is reversed
biased. The saturation area (On state) takes place when the
gate voltage is made positive or zero resulting in both the
drain and source junctions being forward biased (Lostetter,
2003).
By using a basic switching circuit (as seen in Fig. 6) the
On characteristic curves of the SIT device are obtained.
Note that the driving circuit in Fig. 6 determines the
switching speed of the circuit. RS is the output resistance in
the drive circuit and it is necessary to make RS small in
order to obtain fast switching (Tatsuta et al., 1995).
Using Ohm's Law and the measurement of VD s vs ID
for different values of VGS and temperature, the onresistance can be obtained. For instance, based on the ON
characteristic curve in Fig. 5, the on-resistance for this SIT
device at room temperature willbe 2Q. Theoretically, the

is utilized for circuits handling high power. The
ason is that, the bipolar mode requires the removal of
inority carriers from the bulk substrate, which takes more
ne, thus maximum frequency is reduced.

Eode

Testing Electrical Characteristics.--

Currently there

re no SiC SITs commercially available, however these
omponents are under research and development by several

manufacturers, including Northrop Grumman, Cree,
nfineon, and Rockwell. Fortunately, the University of
Arkansas (UA) obtained a few experimental Northrop
Grumman static induction transistors and Cree Schottky
iodes. The UA Silicon Carbide group has begun to utilize
lese components by building a SiC SIT half-bridge as seen

-

n Fig. 4.

Figure 5 illustrates the experimentally obtained turn- On
characteristic curves of one of the SIT devices. These SiC
SITs were developed by Northrop Grumman for use in low
voltage, high frequency radar applications. Note that in this
figure the transition region consists of the cut-off area (Off
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Fig. 4. SiC SIT Half-Bridge (500 Watts).

SIT #1203 Device Results
SIT # 1203 I-V Characteristic Curve
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Fig. 5. SIT #1203 IVONcharacteristic curve
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on resistance willgo down as temperature increases because
of the negative current/temperature characteristics.
The voltage amplification ratio (u) is the ratio of the
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Fig. 6. Basic Switching Circuit used

to

find the ON resistance of the SIT.

Another basic circuit, as seen in Fig. 7, is under
in order to determine
the mutual
ransconductance of the SIT device. The drain current, I
Di,
an be obtained when Switch 1 is placed at Position 1, and
Switch 2 is placed in Position 2; 1^2 is obtained when Switch
is placed at Position 2, and Switch 2 is placed at Position 1.
he mutual transconductance can then be found by
pplying the measured values of I
D j and I
D2 into the
bllowing formula:

Laboratory at the University of Arkansas uses the MAST
Hardware Description Language (HDL) (Vlach., 1992) to
model these devices. MAST is a flexible language that can
be used to generate excellent behavioral models. The model
parameters and means of extraction for the SiC SITs have
been identified (Scozzie et al., 1994). As stated previously,
some of the primary electrical
parameters
are
transconductance (gm), the drain/source saturation current
(IDSs)> the threshold voltage (VJ, the lumped resistance
parameter (rs), gate-source junction capacitance at zero bias
(cgs ), and gate-drain junction capacitance at zero bias (cgd).
The term gm is defined as the maximum transconductance
at zero gate voltage and uses a value of Irjss that is the
average of the current in the saturation region of the device
for zero gate voltage. Figure 8 shows the equivalent circuit
for the SIT model that can be used for analyses. Vt was
extracted from the data using the square-root of the I
D VS.
Vq§ curve, in which the slope of the curve is extrapolated to
the x-axis, and Vt is defined as the intercept. V t is the
externally applied voltage to achieve pinch-off. The lumped
resistance parameter (rs) will be modeled using the
EMPEROR technique (Wen et al., 1992). The characteristic
equations that are used to model the SIT are as follows:
Cut-offregion (VGS -Vto < 0) :id = 0
Linear region (0<VDS<VGS -Vto ):id =gmiVDS*[2(VGS vto)-vDS]
*
*
Saturation region (0< VGS -Vto <VDS):id =gms [VGS -Vto]2
[1+ CVDS]

onstruction

!di !d2
'

AVGS
The SIT's response time (that is, delay time, rise time,
torage time, and fall time) can be obtained by examining
le measured input current and voltage versus the output,
'he delayed time is the time required for the output to reach
0% of the maximum amplitude starting at the time of the
pplication of the input pulse. The rise time is the time
equired for the output to go from 10% to 90% of the
maximum amplitude. The storage time is the time required
or the output to decrease to 90% of the maximum
mplitude after the input pulse disappears. Finally, the fall
me is the time required for the output to decrease from
0% to 10% of the maximum amplitude.
Modeling Characteristics.-Given
the increasing
mlarity of SiC devices, compact circuit simulation
dels are in great demand so that commercial simulators
include them in their model libraries. The MSCAD

t
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Fig. 7. Basic switching circuit used to find the mutual transconductance

of the SIT.

Fig. 8. Equivalent circuit for the SIT model.
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where £ is the pinch-off parameter that has been introduced
in the model, for modeling the the SIT pinch-off effect. The
transconductance of the SITs varies at the active and the
saturation regions. These parameters and their extraction
aid in making a robust model that can be used extensively
n simulators. Temperature dependent modeling is also
needed, since the SITs operate at high temperatures
theoretically up to 600°C). Repeated testing of the SITs at
oom temperature has already been performed at the
VISCAD Laboratory. High-temperature study will be
carried out at the HiDEC facility. The models willthen be
validated with actual device measurements with the SITs
provided by the UA collaborators.
Conclusions
Currently, the SiC research that is being performed by
increasingly demonstrating the versatility of these
wide band gap devices. Before SiC SITs can be
ommercially launched, issues such as modeling and device
jhysics need to be demonstrated. The characterization
tudy currently under investigation has shown the excellent
>ower density handling capabilities of these devices. The
model of the SIT under development willbe a very useful
ool for power electronic circuit designers.
le UA is
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